A strong C++ developer to work on developing and maintaining an electronic design automation visualization tool. 
A self motivated candidate must have a strong academic background in computer science or a related field. 
The job's main focus is performance and thus requires knowledge of algorithm complexity, data structures, graph theory and discrete logic.     

 Job Description: 
----------------
This role will require doing the full custom layouts of the custom portion of the processor development   


Skills: 
--------
Familiar with custom layout, layout verification methodologies, and design for yield and manufacturability 

Familiar with Cadence routing tools such as IC Craftsman is a plus. 

Ability to write CADENCE “SKILL” programming is a plus 

Basic understanding of CMOS technology and devices 

CMOS Circuit Design knowledge would be advantageous 

Ability to work in an international team and a dynamic environment . 

Ability to learn and adapt to new tools and methodologies     

 Job Description:
----------------
This role will require doing the RLM Build of the processor development

Desired Candidate Experience:
-----------------------------
3+ years of active hands on experience in designing Macros for Processor Development or similar product
Will work with Processor Unit Leads and other Circuit Designers to implement small ASIC like Macros in advanced deep submicron low power technology nodes.
Must be familiar with modern high-speed and low-power circuit design techniquesMust be familiar with design issues in 90 nm and smaller nodes.     

 Being a part of 3 people team supporting array timing methodology for server customers. Review array designs, put customized TLT support, maintain design environment, and support array designers. 

Opportunity to work daily with state-of-art array designs, and define critical timing methodology. Very tight working relationship with array design leads/managers .

 Signal integrity or macro inter-coupling analysis development. Tool performance improvement in collaboration with simulation development team. Simulation model validation, regression testing .     

 Develop SW for timing and noise analysis .     

 Job description:
----------------
B.Tech/BE/ME/M.Tech: Electronics & Communication , Instrumentation Engineering disciplines. 
Candidate should have more than 5 years of Logic Design / Verification Experience.

Job Responsibilities:
---------------------
Technical leader Develop technical plans, Schedule, Coordination with local / global teams, Drive execution of verification plans and Vera environment development.     

 Job Description:
---------------- 
Deep Sub-Micron CMOS Custom VLSI Circuit Design

Experience:
----------
4+ years of active hands on experience in CMOS Custom VLSI Circuit Design using industry leading tools (CADENCE preferred) and Thorough understanding of CMOS technology and devices .     

 •	Create input files for different technology stacks, BEOL ground rules and determine effects of parasitic R,L,C on device and circuit performance. 
•	Job includes mapping LVS layers to PEX layers, creating and building test structures and functional circuits to verify the accuracy of the PEX decks as compared to a reference 3D EM solver.     

 * Development and enhancement of world leading Mentor Wire Harness suite of products
* Software coding in Java / C++ 
* Advanced knowledge of Algorithms, especially Graph theory application is desirable.     

 • Assisting global customers deploy Mentor Graphics’ HDL-based design and Scalable Verification software to solve ASIC/FPGA design challenges. 
• Supporting HDL-based design and functional verification software in pre-sales and post-sales situations, both on-site in global customers’ locations and from your office. 
• Helping Global Account Managers determine sales execution strategy by identifying and qualifying the match-up between global customer needs and Mentor Graphics’ HDL    -based design and Scalable Verification software products. 
• Illustrating the value Mentor Graphics brings to global customers by: o Troubleshooting technical obstacles to the deployment of Mentor Graphics' HDL-based design and Scalable Verification software o developing and delivering software demonstrations and technical presentations; 
• Communicating global customers’ technical requirements to product marketing; 
• Assisting global customers with their software evaluations and benchmarks.
 • Developing a network of technical relationships at a peer-to-peer level with global customers. 
• Managing and coordinating the technical relationships between global customers, the Mentor Graphics' Global Account team and product marketing.